Introduction
Si nanowire FETs with no pn junctions, named as junctionless FETs (JL-FETs), have been reported [1] . Concerning the device performance, it is also claimed that JL-FETs show less sensitive to the channel interface and have a better speed performance. However, since the Si nanowire JL-FETs need to be fabricated on heavily doped SOI (~5x10 19 cm -3 ), a relatively low mobility in Si is concerned. We have noticed [2] that Ge intrinsically possesses higher electron and hole mobility values than Si even in the heavily doped region [3] , and that any metals make good ohmic contacts with p-Ge thanks to the Fermi-level pinning [4] . The big challenge is how to suppress the off-leakage current. This paper discusses transport properties in planar type p-channel Ge JL-FETs with top and bottom gates using GeOI substrate.
Device Fabrication
Heavily doped (~10 19 cm -3 ) p-type GeOI substrate with 100 nm thick buried SiO 2 was used. The initial 100 nm thick Ge was thinned by wet-etching (H 2 O 2 ) to be around 15 nm in the channel region, and 60 nm thick Ge was remained for the source and drain regions to achieve good contacts. The top gate stack was formed by 40 nm Y 2 O 3 annealed in high pressure (50 atm) O 2 for 10 min at 550 ºC. Al and Si substrate were used as the top and bottom gates, respectively. Figure 1 (a) and (b) show a schematic view of the present device and a typical XTEM image of the Ge channel, respectively. I ds -V gs Characteristics I ds -V gs (top) characteristics of the JL-FET at V ds = -10 mV as a parameter of the bottom gate bias V BG are shown in Fig.  2 . The channel length and width were 160 m and 130 m, respectively. V th is shifted by changing the bottom gate bias V BG , while the I on /I off ratio is around 3 orders due to a relatively weak confinement in planar type of double gates. In addition, it is noticed that the current goes up again with the off-bias increases to the positive. This may be due to the reverse-biased depletion layer edge leakage. To further investigate it, the low temperature measurement was performed. Fig. 3 shows I ds -V gs (top) characteristics with Si substrate grounded at 300, 250, 200 and 150 K, which clearly indicates that the generation-recombonation (g-r) related leakage is significantly reduced. Thus, the off-state leakage current can be reduced by further optimization of the sample fabrication.
Split C-V analysis
To estimate the effective carrier mobility, we did the split C-V measurement between gate and source/drain. Figure 4 shows the frequency dependence of the split C-V characteristics in top gate operation, where the bottom gate is grounded. It is quite interesting that the high frequency (1 MHz) C-V curve shows a clear depletion, while low frequency one (1 kHz) shows almost no capacitance change with the top gate bias. This may be because the minority carriers (electrons) injection from the source/drain into the MOS interface will diminish the depletion capacitance effect. Figure 5 shows split C-V results for low frequency (1 kHz) measurement at 300, 250, 200 and 150 K. The capacitance in depletion region decreases as the temperature decreases. This result is in accordance with our view about the reverse-biased leakage at the depletion edge. Figure 4 shows that in the high frequency measurement, the split C-V capacitance is almost not dependent on the frequency. Therefore, in order to estimate the mobile carrier number in JL-FETs using split C-V, we employed the high frequency C-V results. Figure 6 shows the schematic equivalent circuit of our FETs. To estimate the mobility accurately, both series resistance and fringing capacitance should be considered. In case of no leakage current, the capacitance in the split C-V should be zero when the gate fringing capacitance is not considered. Thus in the accurate carrier number estimation, the capacitance was subtracted by a small but finite capacitance in the depletion region. Concerning the series resistance, it was estimated by using different gate length thin Ge resistors under the top gate floating condition. After correcting both parasitic effects, the effective hole mobility in the top gated JL-FET for V BG = 0 and -10 V is shown in Fig. 7 . There are two interesting points. One is the relatively small N s dependence of the effective mobility, as discussed previously for the single bottom gate JL-FETs [2] . That is a beneficial point in JL-FETs. The other point is that the mobility goes up with applying V BG = -10 V. The origin is not quite clear, but more homogeneous conduction in the bulk channel might be achieved under the negative V BG , and more study is obviously needed.
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Conclusion
The top-gated planar type of Ge JL-FETs' operation has been demonstrated. The relationship between effective hole mobility and surface carrier density is quite different from conventional MOSFETs. Ge JL-FETs are quite interesting for the performance enhancement in nano-scaled FETs. The schematic equivalent circuit of our FETs. To estimate the mobility accurately, both series resistance and fringing capacitance should be considered. 
